



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/218,997	12/22/1998	TERUAKI FUKAMI	8565D-7213	2370

26021 7590 05/21/2002

HOGAN & HARTSON L.L.P.
500 S. GRAND AVENUE
SUITE 1900
LOS ANGELES, CA 90071-2611

EXAMINER

SOUBRA, IMAD

ART UNIT	PAPER NUMBER
----------	--------------

1744

DATE MAILED: 05/21/2002

22

Please find below and/or attached an Office communication concerning this application or proceeding.

ME 22

Office Action Summary	Application No.	Applicant(s)	
	09/218,997	FUKAMI, TERUAKI	
	Examiner	Art Unit	
	Imad Soubra	1744	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).

Status

- 1) ☒ Responsive to communication(s) filed on 08 April 2002.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3,4,6,8 and 10-21 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,3,4,6,8 and 10-21 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claims _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are objected to by the Examiner.
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. § 119

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).
- a) ☒ All b) ☐ Some * c) ☐ None of the CERTIFIED copies of the priority documents have been:
1. ☐ received.
2. ☐ received in Application No. (Series Code / Serial Number) _____.
3. ☒ received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

- 14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. & 119(e).

Attachment(s)

- | | |
|---|--|
| 15) <input type="checkbox"/> Notice of References Cited (PTO-892) | 18) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ |
| 16) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 19) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 17) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ | 20) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- Determining the scope and contents of the prior art.
- Ascertaining the differences between the prior art and the claims at issue.
- Resolving the level of ordinary skill in the pertinent art.
- Considering objective evidence present in the application indicating obviousness or nonobviousness.

1. Claims 1, 3, 4, 12, 14-18 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayashida et al in view of Suzuki et al. Hayashida intrinsically discloses a similar solution that is used to treat silicon wafer. Hayashida teaches that the RCA cleaning method is a combination of (I) SC-1 treatment using ammonia hydrogen peroxide and water and effective for removing contamination with organic materials and a part of metals such as Cu, Ag, etc (column 1, lines 25-29). The reference teaches that if Cu is part of the solution, then the

contaminates will be removed from the wafer. The reference teaches that the metallic elements detected on the surface of wafer after the SC-1 treatment are Fe, Al, Ca, Mg, Zn, etc (column 1, lines 57-61). The reference discloses the amount of Fe concentration in the SC-1 solution also associating that with the concentration of copper as well. So the reference teaches that the concentration is necessary in maintaining the electrical properties after SC-1 cleaning, it is necessary to maintain the Fe (which also relates to the concentration of copper intrinsically) concentration in the SC-1 treating solution at 0.01 ppb or less (column 4, lines 43-45) which this concentration is notoriously well known in the art for the use of metals in chemical solution when treating silicon wafer. Hayashida et al further teaches that a wafer with metallic impurities and there arised the problems in electrical properties such as deterioration in oxide breakdown voltage and recombination lifetime, etc (column 1, lines 52-56). In addition, the patent of Hayashida et al teaches that a step of treating surfaces of semiconductors with a surface treatment solution comprising an inorganic or organic alkali, hydrogen peroxide and water as major components and a step of treating (or rinsing) the resulting surfaces with ultra-pure water, at least one of the surface treating solution and the ultra-pure water containing as a complexing agent a compound having one or more phosphoric acid groups or a salt thereof in the molecule and showing chelating ability or an oxidized form thereof and so on (column 3, lines 28-36). Also, the reference teaches that various known chelating agents in an amount of 10^{-4} by weight were added to a SC-1 cleaning solution containing 1 ppb of Fe to compare adsorbed amounts of Fe on silicon

wafer surfaces; in the case of using EDTA, (CyDTA), (TTHA), and (NTA), these having almost the same high complex-formation constant for Fe, the adsorbed amounts were reduced to only about $\frac{1}{2}$ to $\frac{1}{3}$ of the case of adding no chelating agent (column 5, lines 1-11). The reference also teaches that the semiconductor surface treating solution of the present invention may further contain one or more various auxiliaries such as surfactants, etc, so long as the effects of the present invention are not damaged (column 8, lines 11-14). On the other hand, the patent of Hayashida et al fails to disclose the method of storing and water storage for silicon wafers. However, Suzuki et al intrinsically disclose a similar method in using purified water for storage of semiconductors. Suzuki et al teaches that in the fabrication of mirror wafers from wafers cut from a single crystal silicon rod, the said wafers are generally treated in the processes of chamfering, lapping, washing, etching, prewashing for annealing, and annealing and so on (column 1, lines 22-24). The Suzuki et al further teaches that the object of the invention is to provide a method for the storage of wafers in process, which method, for the purpose of preventing the contamination of surfaces of wafers which frequently occurs particularly during the storage of wafers which frequently occurs particularly during the storage of wafers after the treatment with a chemical liquid among other processes for the production of wafers, adopts a relatively simple measure of temporarily storing the wafers in an aqueous hydrogen peroxide solution instead of the conventional measure of temporarily storing them in purified water or storing them in a clean dry air (column 3, lines 14-26 and column 5, lines 18-34). So it is notoriously well

known in the art to store semiconductors in water with concentration of 0.01 ppb of Cu. The teaching is also discussed as admitted art in the applicant's specification on page 2, paragraph 3 where it states "Generally, ultrapure water is used as such water for storing a silicon wafer, so as not to contaminate the wafer". The motivation for combining the two references would be to show that the same water used for cleaning can also be used for storage, which is an obvious substitution. Clearly, combining the two references will reveal the same limitation as the applicant is claiming. Therefore, it would have been obvious of one having ordinary skill in the art at the time the invention was made to incorporate the same water used for cleaning into storing silicon wafers in order to effectively preserve a silicon wafer and to save on labor costs (column 1, lines 31-46).

2. Claims 6 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayashida et al in view of Suzuki et al as applied to the claims above, and further in view of Kern. However, both references do not disclose silicon wafer having a hydrophobic surface. Kern teaches this in his reference in detail on page 402. The teaching is that a contact angle of 180 degrees defines a completely hydrophobic surface (page 402, lines 3-4). Clearly, the description used to teach the hydrophobic behavior is certainly well known in the art. Further, the motivation for combining the references is to illustrate the behavior of silicon wafer of not liking water. Therefore, it would have been obvious of one having ordinary skill in the art at the time the invention was made to include the

non attractive behavior of silicon wafer towards water in order to show that the contaminants in the water are not on the wafer (page 402, lines 10-12).

3. Claims 8 and 10-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayashida et al in view of Suzuki et al and Kern as applied to the claims above, and further in view of Gill et al. The references above fail to disclose the method of storing wafers into water immediately after polishing. However, the patent of Gill et al intrinsically teaches this method in detail. Gill teaches that Figure 14 is a section view illustrating operation of the wafer water track assembly to transport a wafer from the polishing head to a water cassette wherein the wafer are being stored; and Figures 15A to 15E illustrate operation of the wafer transport head assembly to remove a wafer from the wafer dolly and position the wafer adjacent the polishing head (column 3, lines 10-16). Clearly, the motivation for combining the references is to prevent the wafer from being contaminated from impurities (see entire reference). Therefore, it would have been obvious of one having ordinary skill in the art at the time the invention was made to incorporate the method of storage after the wafer has been polished in order to preserve the wafer.

4. Claims 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayashida et al in view of Suzuki et al as applied to the claims above, and further in view of Ilardi et al. The references above fail to disclose that the chelating agent has a chelate compound production performance not lower than that of

NTA. However, Ilardi et al intrinsically disclose this by providing an example that one can be substituted for the other. Ilardi et al teaches that the metal removal capabilities of a cleaner formulation for the removal of aluminum, copper, and iron from metal contaminated silicon wafers; cleaner formulation A was prepared by dissolving EDTA and so on; cleaner formulation B was similarly prepared substituting NTA for the EDTA and they both achieve the same results according to the reference (column 10, line 59-column 11, line 7).

Applicant's Arguments

5. The reference neither describes nor suggests storage water containing Cu at a concentration of 0.01 ppb or less and a surfactant, and a storage method as set forth in accordance with the invention.

6. In other words, Suzuki et al neither describes nor suggests that silicon wafers are stored water containing Cu at a low concentration and a surfactant, in the manner of claims 1 and 4 of the present application.

7. Furthermore, because the reference deals with a treating solution for silicon wafers, but does not relate to storage water, the reference does not recognize the problem in accordance with the present invention that degradation of oxide dielectric breakdown voltage occurs more frequently when a surfactant is added to the storage water.

8. Therefore, contamination control in Suzuki et al is not directed at metal, and in particular, Suzuki et al neither describes nor suggests contamination of Cu.

9. Furthermore, there is no basis for combining the storage method of Suzuki et al., in which contamination control is not directed at Cu, with the treating solution of Hayashida et al.

10. On the contrary, and based on the teaching that Cu contamination in storage water causes degradation of oxide dielectric breakdown voltage, claim 3 is characterized in that the silicon wafer is stored in prepared water or a chemical solution which does not cause degradation of oxide dielectric breakdown voltage due to copper contamination. Claim 12 is also characterized in that water or a chemical solution is prepared containing a chelating agent, which is added to defuse Cu ions in the storage water.

11. Neither reference describes nor suggests that Cu contamination in storage water causes degradation of oxide dielectric breakdown voltage.

Response to Arguments

5. The limitations read as if Cu does not have to be present in the claimed invention in order for the reference of Suzuki et al to read on the limitation "Cu at a concentration of 0.01 ppb or less" which means the concentration of Cu is from

Application/Control Number: 09/218997

Art Unit: 1744

0 to 0.01 ppb. As for the surfactant, the teaching is found in column 8, lines 11-14 in the Hayashida et al reference.

6. Please see the Examiner's response in number 5.

7. Suzuki et al teach the storing of silicon wafer water, and the Hayashida et al suggest that lowering the concentration of SC-1 would decrease dielectric breakdown of the silicon wafer as well as increasing its life time (column 2, lines 22-40).

8. Cu does not have to be present in the claims so therefore the Examiner did not consider any Cu exists in the water for storing the silicon wafer.

9. Please see the Examiner's response in number 8.

10. Hayashida et al suggest the prevention of dielectric breakdown in column 2, lines 22-40.

11. Hayashida et al employ the treatment of metallic elements on the surface of wafer by giving negligible influence of electrical properties such as oxide breakdown and as for Cu does not have to be present in order for the Hayashida et al reference to read on the claims.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Conclusion

Any inquiry concerning this communication from the examiner should be directed to Imad Soubra whose telephone number is (703) 305-3541. The examiner can normally be reached on 8:30 am to 4:30 pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Warden can be reached on (703) 308-2920. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9310 for regular communications and (703) 872-9311 for After Final communications. Any inquiry of a general nature or relating to the status of this application or proceeding


Application/Control Number: 09/218997

Art Unit: 1744

should be directed to the receptionist whose telephone number is (703) 306-5665.

Imad Soubra

May 16, 2002


ROBERT J. WARDEN, SR.
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 1700